




- 【図1】 本発明の第1の実施例を示した図。
【図2】 本発明の第1の実施例の動作を示すタイミング図を示した図。
【図3】 本発明の第1の実施例で用いられる位相遅延回路の構成を示した図。
【図4】 本発明の第2の実施例を示した図。
【図5】 本発明の第2の実施例の動作を示すタイミング図を示した図。
【図6】 本発明の第2の実施例で用いられる位相遅延回路の構成を示した図。
【図7】 本発明の第2の実施例をパラレル出力にした場合の構成を示した図。
【図8】 本発明の第3の実施例を示した図。
【図9】 本発明の第3の実施例のシリアル-パラレル




【図1】



【図2】




【図3】



【図4】


- 【図5】 本発明の第1の実施例を示した図。
【図6】 本発明の第1の実施例の動作を示すタイミング図を示した図。
【図7】 本発明の第1の実施例で用いられる位相遅延回路の構成を示した図。
【図8】 本発明の第2の実施例を示した図。
【図9】 本発明の第2の実施例の動作を示すタイミング図を示した図。
【図10】 本発明の第2の実施例で用いられる位相遅延回路の構成を示した図。
【図11】 本発明の第2の実施例をパラレル出力にした場合の構成を示した図。
【図12】 本発明の第3の実施例を示した図。
【図13】 本発明の第3の実施例のシリアル-パラレル




【図5】




【図6】




【図7】




【図8】




【図9】



【図10】



【図11】



【図12】

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 07-079218
(43)Date of publication of application : 20.03.1995

(51)Int.Cl. H04L 7/08
H04L 12/28


(21)Application number : 05-222928 (71)Applicant : TOSHIBA CORP
(22)Date of filing : 08.09.1993 (72)Inventor : MOTOYAMA MASAHIKO

(54) FRAME SYNCHRONIZING DEVICE

(57)Abstract:

PURPOSE: To cope with the acceleration of a transmission speed and to eliminate the need of equalizing the lengths of wires and adjusting data phases by detecting frame synchronizing patterns from stored information data, obtaining a phase difference with transmitted frame synchronizing signals and synchronizing frames.

CONSTITUTION: A synchronizing pattern detection circuit 1 detects the frame synchronizing patterns from the information data stored in the shift register 4 of a storage means. The phase difference of the frame synchronizing pattern and transmitted synchronizing signals SYNC is calculated in a phase difference calculation circuit 2 and the head position of data inside the register 4 is decided by a selector 3. By this constitution, the need of equalizing the length of the wires and adjusting the data phase is eliminated and this frame synchronizing device capable of coping with the acceleration of the transmission speed is obtained.



LEGAL STATUS


[Date of request for examination] 02.02.2000
[Date of sending the examiner's decision of rejection]
[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]
[Date of final disposal for application]
[Patent number] 3196989
[Date of registration] 08.06.2001
[Number of appeal against examiner's decision of

<http://www1.ipdl.jp/paj/paj1/result/detail/main/wAAAa09794DA407079218P1.htm>


特開平 7-79218

(7)

(図 1.2)



(図 1.3)



FILED

rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C): 1998,2000 Japan Patent Office

KOPFILE

* NOTICES *

Japan Patent Office is not responsible for any
damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. *** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] A storage means to memorize the information data with which the frame synchronization pattern to which the inside of a transmission line has been transmitted is added, A frame synchronization pattern detection means to detect this frame synchronization pattern from the aforementioned information data memorized by this storage means, Frame synchronization equipment characterized by having a phase contrast operation means to search for the phase contrast of the frame synchronization signal and the aforementioned synchronous pattern which were inputted from the exterior, and a selection means to choose information data from the aforementioned storage means based on the result of an operation of this phase contrast operation means.

[Translation done.]

KOPFILE

• NOTICES •

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001] [Field of the Invention] this invention relates to the frame synchronization equipment for taking the frame synchronization of the packet information to which the synchronous pattern information on a fixed length was given.

[0002] [Description of the Prior Art] Drawing L1 is drawing which expresses the frame synchronization method in the case of transmitting the frame of a fixed length [like 1] between equipments with ATM cell's. A sending set and a receiving set operate synchronizing with a common frame synchronization signal. Between a sending set and a receiving set, in order to take frame synchronization, you have to delay the frame synchronization signal inputted into a receiving circuit in consideration of the transit delay from a sending set to a receiving set.

[0003] Moreover, in order to make the same time delay between each sending set and a receiving set when the signal from two or more sending sets is inputted into a receiving set as shown in drawing, it is necessary to use an adjustable delay circuit.

[0004] In this method, in order to take frame synchronization, the amount of retardation needed to be adjusted, and there was a problem take time. Moreover, in consideration of the delay of the wire length on a substrate is beforehand calculated to another frame synchronization method, and the method which adjusts the wire length of the data signal line between equipments and a synchronizing signal line is shown in drawing L2 is situated in it.

[0005] The phase with the frame synchronization signal inputted into the frame synchronization signal inputted into a sending set 1 and the sending set 2 is made the same, and the frame synchronization signal inputted into a receiving set is made to suit the phase which added the time delay of the data from a sending set to a receiving set.

[0006] Moreover, it is necessary to make the transmission line / from a sending set 2 to a receiving set / the transmission line from a sending set 1 to a receiving set,]. In this method, there is a trouble where adjustment of a phase is difficult after assembling equipment, and the difficulty of merit-izing, such as a design pattern top, increases in connection with improvement in the speed of transmission speed.

[0007] Moreover, the method shown in drawing L3 is situated in another frame synchronization method. This method is a method to which data and a synchronizing signal are transmitted together. In this method, a sending set transmits a frame synchronization signal together with data. It is necessary to make the same the wire length of data and a frame synchronization signal.

[0008] In a receiving set, the data sent from the sending set are set by the phase of the frame synchronization signal into which it was inputted by the receiving set, and frame synchronization of data is performed. In this synchronous system, since a frame synchronization signal is transmitted together with data, there is a problem that the number of wirings increases. Moreover, there is also a problem that it must merit-ize [wire length / of data and a frame synchronization signal].

[0009] [Problem(s) to be Solved by the Invention] The conventional frame synchronization method had to be merit-ized [wire length], or had to adjust the phase of data, and had the trouble of the correspondence to improvement in the speed of transmission speed having become difficult, or taking the time of adjustment.

[0010] this invention was made in view of the conventional technical problem, and aims at offering the frame synchronization equipment into which it can correspond to improvement in the speed of transmission speed, and the time of adjustment of a wiring does not go.

[0011] [Means for Solving the Problem] In order to attain the above-mentioned purpose, it sets to this invention. A storage means to memorize the information data with which the frame synchronization pattern to which the inside of a transmission line has been transmitted is added. A frame synchronization pattern detection means to detect this frame synchronization pattern from the information data memorized by this storage means, it is characterized by having a phase contrast operation means to search for the phase contrast of the frame synchronization signal and synchronous pattern to which the inside of a transmission line has been transmitted, and a selection means to choose information

http://www4.ipdl.jp/cg-bin/tran_web.cgi.ejje

12/7/01

data from a storage means based on the result of an operation of this phase contrast operation means.

[0012]

[Function] If this invention is used, a frame synchronization pattern detection means will detect a frame synchronization pattern from the information data memorized by the storage means, and it will be enabled to perform frame synchronization, without performing merit-izing, such as a wiring, and adjustment of a data phase by searching for the phase contrast with the frame synchronization signal transmitted in the inside of a transmission line.

[0013]

[Example] Hereafter, one example of this invention is explained using a drawing.

[Example 1] View J is drawing showing one example of this invention. This frame synchronization circuit consists of the shift register, a synchronous pattern detector (DET) 1, a phase contrast calculation circuit (CAL) 2 that calculates the phase contrast of a synchronizing signal and the synchronizing signal detected by the synchronous pattern detector (DET) 1, and a selection circuit (SEL) 3 which chooses the head of a frame from the data in a shift register by the calculation result of the phase contrast calculation circuit (CAL) 2.

[0014] The data inputted into equipment are inputted into a shift register. It detects whether the synchronous pattern detector (DET) 1 has the same data stream as a synchronous pattern in the data memorized in the shift register 4. When the same data stream as a synchronous pattern is in a shift register 4, it notifies that the synchronous pattern was detected to the phase contrast calculation circuit (CAL) 2.

[0015] In the phase contrast calculation circuit (CAL) 2, the phase contrast of the frame synchronization signal inputted apart from data and the frame obtained from the synchronous pattern detector (DET) 1 is calculated.

[0016] It notifies which data are chosen from the calculated phase contrast to a selection circuit (SEL) 3. An operation of this equipment is explained using drawing 2.

[0017] This drawing is a timing chart at the time of using 4 bits for a synchronous pattern. A period should just use what is 4 for a synchronous pattern. For example, that from which 1 bit of a head and the remaining bit are different is shown in "1000", the thing from which data change in right in the middle as shown in "1100" can be used.

[0018] When an n-bit synchronous pattern is used, a period uses the data which is n. The synchronizing signal with which SYNC is inputted into equipment, and Din (0) A data inputted into the phase of a synchronizing signal and data is in agreement, and Din (-1) A data input when the phase of a synchronizing signal is later than the phase of a synchronizing signal, and Din (+1) A data input when the phase of data is later than the phase of a synchronizing signal 1 bit, and Din (+2) For a data input when the phase of data is later than the phase of a synchronizing signal 2 bits, and DT, the output signal of the synchronous pattern detector (DET) 1 and the output signal of the phase contrast calculation circuit (CAL) 2, and Dout. It is data output of the phase contrast calculation circuit.

[0019] When there is no phase contrast of data and a synchronizing signal first, the case where it is Din (0) is explained. Din (0) is the case where the phase of a synchronizing signal and data is in agreement, and the output of the synchronous pattern detector (DET) 1 becomes like DT (0) at this time. The phase contrast calculation circuit (CAL) measures time after a synchronizing signal starts until the detecting signal of the synchronous pattern detector (DET) arrives. In this case, it is 5. Designation is taken out to a selection circuit (SEL) 3 so that the output of the register with which the head of data is memorized based on the measured result may be chosen. In this case, the output of D8 is chosen. The signal which directs selection is held until the head of the following frame comes.

[0020] Next, when the phase of data is later than the phase of a synchronizing signal 1 bit, the case of Din (-1) is explained. Din (-1) is in the case that the phase of data is quicker than the phase of a synchronizing signal 1 bit, and the output of the synchronous pattern detector (DET) 1 becomes like DT (-1) at this time. The phase contrast calculation circuit (CAL) 2 measures time after a synchronizing signal starts until the detecting signal of the synchronous pattern detector (DET) 1 arrives. In this case, it is 4. Designation is taken out to a selection circuit (SEL) 3 so that the output of the register with which the head of data is memorized based on the measured result may be chosen. In this case, the output of D9 is chosen. The signal which directs selection is held until the head of the following frame comes.

[0021] Similarly, in Din (+1), the output of D7 is chosen, and when it is Din (+2), the output of D6 is chosen. The example of the phase contrast calculation circuit (CAL) 2 is shown in drawing 3. This phase contrast calculation circuit (CAL) 2 consists of a detector 5, and a counter 6 and two registers 8 and 9 in the standup of a synchronizing signal.

[0022] The circuit (EDGE) 5 which detects the standup of a synchronizing signal detects the standup of a synchronizing signal, and generates a pulse. A counter 6 is reset by the pulse signal which the standup detector 5 generates. A register (REG) 1 8 loads the value of a counter 6 by the synchronous pattern detecting signal. This value becomes the phase contrast of data and a synchronizing signal. A register (REG) 2 9 loads the value of a register (REG) 1 8 by that to which the encoder 7 encoded the value which a counter 6 generates. That to which the encoder 1 encoded the value of this register (REG) 2 9 is sent to a selection circuit (SEL) 3. You may make reverse arrangement of a register (REG) 2 9 and the encoder 10.

[0023] As mentioned above, if the phase simulation circuit of this invention is used and a n-bit synchronous pattern

http://www4.ipdl.jp/cg-bin/tran_web.cgi.ejje

12/7/01

will be given, it will be enabled to correct the phase gap to n bits automatically. Therefore, it is not necessary to form the length of a wiring into grade length correctly or, and becomes unnecessary to adjust phase contrast.

[0024] The configuration of the second example is shown in view 4. This example consists of a shift register 17, two or more synchronous pattern detectors (DET) 11, 12, 13, and 14, a phase contrast calculation circuit (CAL) 15, and a selection circuitry (SEL) 16.

[0025] This drawing is showing the configuration at the time of using 4 bits to a synchronous pattern. Moreover, the synchronous circuit of this example can adjust phase contrast when 0-3 bits of data are behind the synchronizing signal.

[0026] The synchronous circuit of this example consists of the shift register of 8 bits, four synchronous pattern detectors (DET) 11, 12, 13, and 14, a phase contrast calculation circuit (CAL) 15, and a selection circuitry (SEL) 16. [0027] The configuration of the phase contrast calculation circuit (CAL) 15 of this equipment is shown in drawing 6. This phase contrast calculation circuit (CAL) 15 consists of a standup detector (DET) 18 of a synchronizing signal, a counter 19 reset in the standup of a synchronizing signal, and a register which memorizes the output of a synchronous pattern detector (DET).

[0028] The standup detector (DET) 18 detects the standup of a synchronizing signal, and generates a pulse. A counter is reset by the pulse generated by the standup signal. That is, it is reset in the standup of a synchronizing signal. A register memorizes the value of a synchronous pattern detector (DET) with the loading signal generated by the counter. The value memorized by the register shows the topology of data. The indication signal of a selection circuitry (SEL) is generable by encoding the value of a register. Reverse is sufficient as the arrangement sequence of an encoder and a register.

[0029] The operation at this time is explained using the timing chart of drawing 5. This timing chart shows the operation when the phase contrast of data and a synchronizing signal is in agreement.

[0030] The output of the phase contrast detector (DET) in this case serves as DT (= 0, DT 2 = 0, DT 3 = 0, and DT 4 = 1. Therefore, when there is no phase contrast of a synchronizing signal and data, the value of the register of a phase contrast calculation circuit (CAL) is set to "0001." In this case, the designation which chooses the signal of D8 is sent to a selection circuitry (SEL).

[0031] When data have sent 1 bit from the synchronizing signal, the value of the register of a phase contrast calculation circuit (CAL) is set to "0010." In this case, the designation which chooses the signal of D7 is sent to a selection circuitry (SEL).

[0032] When 2 bits of data are behind the synchronizing signal, the value of the register of a phase contrast calculation circuit (CAL) is set to "0100." In this case, the designation which chooses the signal of D6 is sent to a selection circuitry (SEL).

[0033] When 3 bits of data are behind the synchronizing signal, the value of the register of a phase contrast calculation circuit (CAL) is set to "1000." In this case, the designation which chooses the signal of D5 is sent to a selection circuitry (SEL).

[0034] Moreover, the configuration of a serial input parallel output which is shown in drawing 7 is also realizable. The synchronous circuit of this example consists of the shift register of 8 bits, four synchronous pattern detectors (DET), a phase contrast calculation circuit (CAL), and four selection circuitries (SEL). In this case, it is possible to share the shift register for synchronizing with a serial parallel converter. When the information developed parallel is required, compared with the case where a serial parallel converter is given to a synchronous circuit, a hardware scale can be made small by using such a configuration.

[0035] As mentioned above, if a n -bit synchronous pattern is given, it will be enabled to correct the phase gap to n bits automatically. Therefore, the need of forming the length of a wiring into grade length correctly, or adjusting phase contrast becomes unnecessary.

(Example 3) The configuration of the third example is shown in view 8. In this drawing, the degree of parallel is set to 4 for the explanation. This example consists of a serial-parallel converter (SP), two or more shift registers (SR), a synchronous pattern detector (DET), a selection circuitry (SEL), and a phase contrast calculation circuit (CAL).

[0036] Drawing 10 is drawing showing the detailed configuration of the third example. The data inputted into this equipment are changed into a parallel data in a serial parallel transducer (SP). It is changed into a 4-bit parallel data in the example of drawing.

[0037] The data changed parallel are inputted into a shift register (SR), respectively. A shift register is prepared the same number of pieces as the degree of parallel. Four shift registers are prepared in this example.

[0038] Thus, in the data by which parallel expansion was carried out, if parallel expansion is carried out before taking frame synchronization, as shown in drawing 9, top data will become [into which shift register it is inputted, and] unfixed.

[0039] In order to detect the synchronous pattern over two or more shift registers, it is necessary to use a synchronous pattern detector which is shown in drawing 11. This synchronous pattern detector detects a synchronous pattern ranging over two or more shift registers. DET1 detects the synchronous pattern at the time of being inputted in the

order of SR1, SR2, SR3, and SR4, namely, DET2 The synchronous pattern at the time of being inputted in the order of SR2, SR3, SR4, and SR1 is detected. DET3 The synchronous pattern at the time of being inputted in the order of SR3, SR4, SR1, and SR2 is detected, and DET4 detects the synchronous pattern at the time of being inputted in the order of SR4, SR1, SR2, and SR3. In this example, it is a detector in case a synchronous pattern is "1000."

[0040] The synchronous pattern detected by the detector is sent to a phase contrast calculation circuit. In a phase contrast calculation circuit, with an encoder, coding of the inputted synchronous pattern is carried out, and it is memorized by the register. The timing loaded to a register is generated on the basis of the standup information on the frame synchronization signal. Therefore, the information memorized by the register includes the information on the phase of data, and the phase contrast of a frame synchronization signal.

[0041] The value of this register is sent to a selection circuitry (SEL). A selection circuitry (SEL) as well as a synchronous pattern detector (DET) chooses data ranging over two or more shift registers. Thus, by things, after developing data parallel, it is enabled to take frame synchronization.

[Effect of the Invention] If this invention is used as explained in full detail above, a phase contrast operation means will be based on the ability of phase contrast to be searched for using the frame synchronization pattern and frame synchronization signal which were detected by the frame synchronization pattern detection means, and since the selection output is carried out of the information data with which the selection means is memorized by the storage means, it will be enabled to perform frame synchronization without needing adjustment of the amount of retardation etc. by small-scale hardware.

[Translation done.]

KOPIE